



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/710,272	06/30/2004	Bruce Bennett Doris	FIS920030389US1	4271
48144	7590	02/25/2008		
MCGINN INTELLECTUAL PROPERTY LAW GROUP, PLLC 8321 OLD COURTHOUSE ROAD SUITE 200 VIENNA, VA 22182-3817			EXAMINER	TSAI, H J EY
			ART UNIT	PAPER NUMBER
			2812	
		MAIL DATE	DELIVERY MODE	
		02/25/2008	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary	Application No. 10/710,272	Applicant(s) DORIS ET AL.
	Examiner H.Jey Tsai	Art Unit 2812

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED. (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(o).

Status

- 1) Responsive to communication(s) filed on 12/7/2007.
- 2a) This action is FINAL. 2b) This action is non-final.
- 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) Claim(s) 1-4,6,10-15 and 23-30 is/are pending in the application.
 - 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) Claim(s) _____ is/are allowed.
- 6) Claim(s) 1-4,6,10-15 and 23-30 is/are rejected.
- 7) Claim(s) _____ is/are objected to.
- 8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) The specification is objected to by the Examiner.
- 10) The drawing(s) filed on _____ is/are: a) accepted or b) objected to by the Examiner.
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
 - a) All b) Some * c) None of:
 1. Certified copies of the priority documents have been received.
 2. Certified copies of the priority documents have been received in Application No. _____.
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) Notice of References Cited (PTO-892)
- 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) Information Disclosure Statement(s) (PTO/SB/08)
 Paper No(s)/Mail Date _____.
- 4) Interview Summary (PTO-413)
 Paper No(s)/Mail Date. _____.
- 5) Notice of Informal Patent Application
- 6) Other: _____.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1-4, 6, 10-15, 23-30 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hareland et al. 6,909,151, previously cited, in view of Sugii et al. 2004/0108559, newly cited.

The reference discloses:

Hareland et al. discloses a method of forming an electronic device, comprising:
forming at least one localized stressor region (stress incorporating layer formed above of beneath the channel region, such as silicon nitride layer 360 or 560 or oxide layer 319 or Cobalt silicide 430, same material as instant invention) within the device, col. 2, lines 33-67, col. 6, line 28-67, figs. 3-4,
forming a second localized stressor region within the device (layer 360 formed above or beneath or cobalt silicide layer 430 on each source/drain or layer 319 beneath the channel region), fig. 3A, 3B, 4, col. 2, lines 33-67, col. 6, line 28-67, figs. 3-5,
first localized stressor region and said second localized stressor region causing a channel region to be stressed, col. 2, lines 33-67, col. 6, line 28-67, col. 13, lines 1-56, figs. 3-5,

first localized stress-stressor region and said second localized comprise a same type material of SiN or oxide or cobalt silicide, col. 7, lines 1-25, col. 13, lines 1-55, the same type material comprises one of a compressive stressor material and a, tensile stressor material, col. 2, line 45-57, col. 6, lines 58-67, col. 7, lines 1-25, col. 13, lines 1-55,

device is a FinFET (Fin Field Effect Transistor), fig. 4-5, forming fin connector 520 to connect the FinFETs and forming a stressor 560, 430, fig. 5E and col. 10, lines 13-67,

first and second localized stressor regions are formed on a source and drain region 430 of the FinFET, fig. 4,

device comprises a planar FET (Field Effect Transistor), fig. 1, 2A, comprises a compressive carriers in said region being stressed the same type material and primary charge comprise holes (carriers), col. 6, lines 30-35, col. 7, lines 20-67, col. 13, lines 31-55, col. 7, lines 20-67, col. 13, lines 31-55,

the same type material comprises a tensile material and primary charge carriers in the region being stressed comprise electrons (carriers), col. 6, lines 30-35, col. 7, lines 20-67, col. 13, lines 31-55.

The region being stressed causes carrier mobility in the stressed region into one of increased and decreased, relative to a carrier mobility in a region without the stress, col. 6, lines 30-35, col. 7, lines 20-67, col. 13, lines 31-55,

forming a blocking mask, col. 10, lines 36 col. 12, line 35,

at least one of localized stressor region 360 or 560 or 430 interacts with a stressed region located outside said device, fig. 3A, 3B, 5C,
wherein said at least one localized stressor is used to generate one of a compressive and a tensile stress, col. 6, lines 30-35, col. 7, lines 20-67, col. 13, lines 31-55,

wherein the at least one localized stressor region is located within the device to generate a Stress that enhances a performance of the device, col. 2, lines 33-57, col. 6, lines 30-35, col. 7, lines 20-67, col. 13, lines 31-55,

wherein the enhancement comprises an increase in performance enhancement by changing carrier mobility, col. 2, lines 33-57, col. 6, lines 30-35, col. 7, lines 20-67, col. 13, lines 31-55,

wherein at least one localized stressor region 360 or 560 is located to generate a stressed region in at least one of a direction parallel to a current flow and perpendicular to a current flow, (stressor formed on top only or side only or bottom only),

wherein at least one localized stressor region 360 or 560 or silicide is used to create a symetrically stressed region (formed on top and bottom),

wherein at least one localized stressor region 360 or 560 or silicide is used to create an asymmetrically stressed region (stressor formed on top only or side only or bottom only).

The difference between the reference(s) and the claims are as follows: Hareland et al. teaches forming localized stressor layer on the source/drain region but does not clearly show that source/drain region is a part connector. However, Sugii et al. teaches

at figs. 13-14, 19-29, para. 123-153, the source/drain regions 4 is a part of fin connector and forming localized stressor 5 on the of the fin connector 4. Sugii et al. also teaches forming a localized stressor 5 on the channel region, See figs. 13-14, 19-29.

It would have been obvious to one having ordinary skill in the art at the time the invention was made to have used source/drain regions as a fin connector as taught by Sugii et al. because fin connector can be formed as same time as source/drain regions.

Claims 1-4, 6, 10-15, 23-30 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hareland et al. 6,909,151, in view of Matsumoto et al. 2004/0227185 or Kumagai et al. 2004/0075148 or Ke et al. 2005/0079677, all are previously cited.

The reference discloses:

Hareland et al. discloses a method of forming an electronic device, comprising: forming at least one localized stressor region (stress incorporating layer formed above of beneath the channel region, such as silicon nitride layer 360 or 560 or oxide layer 319 or Cobalt silicide 430, same material as instant invention) within the device, col. 2, lines 33-67, col. 6, line 28-67, figs. 3-4, forming a second localized stressor region within the device (layer 360 formed above or beneath or cobalt silicide layer 430 on each source/drain or layer 319 beneath the channel region), fig. 3A, 3B, 4, col. 2, lines 33-67, col. 6, line 28-67, figs. 3-5, first localized stressor region and said second localized stressor region causing a channel region to be stressed, col. 2, lines 33-67, col. 6, line 28-67, col.13, lines 1-56, figs. 3-5,

first localized stress-stressor region and said second localized comprise a same type material of SiN or oxide or cobalt silicide, col. 7, lines 1-25, col. 13, lines 1-55, the same type material comprises one of a compressive stressor material and a, tensile stressor material, col. 2, line 45-57, col. 6, lines 58-67, col. 7, lines 1-25, col. 13, lines 1-55,

device is a FinFET (Fin Field Effect Transistor), fig. 4-5, forming fin connector 520 and source/drain regions at same time to connect the FinFETs and forming a stressor 560, 430, fig. 5B, 5E and col. 10, lines 13-67, col. 6, lines 15-27,

first and second localized stressor regions are formed on a source and drain region 430 of the FinFET, fig. 4,

device comprises a planar FET (Field Effect Transistor), fig. 1, 2A, comprises a compressive carriers in said region being stressed the same type material and primary charge comprise holes (carriers), col. 6, lines 30-35, col. 7, lines 20-67, col. 13, lines 31-55, col. 7, lines 20-67, col. 13, lines 31-55,

the same type material comprises a tensile material and primary charge carriers in the region being stressed comprise electrons (carriers), col. 6, lines 30-35, col. 7, lines 20-67, col. 13, lines 31-55.

The region being stressed causes carrier mobility in the stressed region into one of increased and decreased, relative to a carrier mobility in a region without the stress, col. 6, lines 30-35, col. 7, lines 20-67, col. 13, lines 31-55,

forming a blocking mask, col. 10, lines 36 col. 12, line 35,

at least one of localized stressor region 360 or 560 or 430 interacts with a stressed region located outside said device, fig. 3A, 3B, 5C,
wherein said at least one localized stressor is used to generate one of a compressive and a tensile stress, col. 6, lines 30-35, col. 7, lines 20-67, col. 13, lines 31-55,

wherein the at least one localized stressor region is located within the device to generate a Stress that enhances a performance of the device, col. 2, lines 33-57, col. 6, lines 30-35, col. 7, lines 20-67, col. 13, lines 31-55,

wherein the enhancement comprises an increase in performance enhancement by changing carrier mobility, col. 2, lines 33-57, col. 6, lines 30-35, col. 7, lines 20-67, col. 13, lines 31-55,

wherein at least one localized stressor region 360 or 560 is located to generate a stressed region in at least one of a direction parallel to a current flow and perpendicular to a current flow, (stressor formed on top only or side only or bottom only),

wherein at least one localized stressor region 360 or 560 or silicide is used to create a symetrically stressed region (formed on top and bottom),

wherein at least one localized stressor region 360 or 560 or silicide is used to create an asymmetrically stressed region (stressor formed on top only or side only or bottom only).

The difference between the reference(s) and the claims are as follows: Hareland et al. teaches forming a fin connector in figs. 5B, 3A, and source/drain regions is a part of fin connector (see col. 6, line 15-27), forming localized silicide layer 430 on the

source/drain region but does not teach that cobalt silicide layer having high stress property. However, Matsumoto et al. para. 39 and 80, fig. 19, that cobalt silicide formed as a localized stressor 13 by increasing the stresses in the channel region of the transistor. Kumagai et al. teaches at para. 208-210 and fig. 16, forming a cobalt silicide layer 181, 381 on the source/drain regions as a localized stressor. Ke et al. teaches at para. 23, 31, 33, figs. 5-7, forming localized silicide stressors 708, 709 and dielectric stressors 702a, 702b., 706a, 706b.

It would have been obvious to one having ordinary skill in the art at the time the invention was made to have recognized that cobalt silicide increases the stresses in the channel region of the transistor as suggested by Matsumoto et al. or Kumagai et al. or Ke et al. because the stresses enhanced the carrier mobility of the transistor.

Claims 1-4, 6, 10-15, 23-30 are rejected under 35 U.S.C 103 as being unpatentable over Yeo et al. 2004/0173815, in view of Sugii et al. 2004/0108559, newly cited.

Yeo et al. discloses a method of forming an electronic device, comprising:
forming at least one localized stressor region 305a within the device, para. 30-34,
8-15, figs. 3A-3B, or figs. 4A-11D, para. 35-64,
forming a second localized stressor region 305b within the device fig. 2A-2B,
first localized stressor region and said second localized stressor region causing a channel region to be stressed, para. 30-34, 8-15 or figs. 4A-11D, para. 35-64,

first localized stress-stressor region and said second localized comprise a same type material silicon germanium or silicon carbide, para. 30-34, 8-15 or figs. 4A-11D, para. 35-64,

the same type material comprises one of a compressive stressor material and a, tensile stressor material, para. 30-34, 8-15 or figs. 4A-11D, para. 35-64,
device comprises a planar FET (Field Effect Transistor), fig. 3A,
comprises a compressive carriers in said region being stressed the same type material and primary charge comprise holes (carriers), para. 30-34, 8-15 or figs. 4A-11D, para. 35-64,

the same type material comprises a tensile material and primary charge carriers in the region being stressed comprise electrons (carriers), para. 30-34, 8-15 or figs. 4A-11D, para. 35-64,

the region being stressed causes carrier mobility in the stressed region into one of increased and decreased, relative to a carrier mobility in a region without the stress, para. 30-34, 8-15 or figs. 4A-11D, para. 35-64,

at least one of localized stressor region 305a, 305b interacts with a stressed region located outside said device, fig. 3A-3B, 8-15 or figs. 4A-11D, para. 35-64,

wherein said at least one localized stressor is used to generate one of a compressive and a tensile stress, para. 30-34, 8-15 or figs. 4A-11D, para. 35-64,

wherein the at least one localized stressor region is located within the device to generate a Stress that enhances a performance of the device, para. 30-34, 8-15 or figs. 4A-11D, para. 35-64,

wherein the enhancement comprises an increase in performance enhancement by changing carrier mobility, para. 30-34, 8-15 or figs. 4A-11D, para. 35-64,

wherein at least one localized stressor region is located to generate a stressed region in at least one of a direction parallel to a current flow and perpendicular to a current flow, figs. 3A-3B, para. 30-34, 8-15 or figs. 4A-11D, para. 35-64,

wherein at least one localized stressor region 3051, 305b or silicide is used to create a symmetrically stressed region, para. 30-34, 8-15 or figs. 4A-11D, para. 35-64.

The difference between the references applied above and the instant claim(s) is: Yeo et al. teaches forming localized stressors in the source/drain regions but does not teach forming localized stressor in a FinFET device. However, Sugii et al. teaches at figs. 13-14, 19-29, para. 123-153, the source/drain regions 4 is a part of fin connector and forming localized stressor 5 on the fin connector 4. Sugii et al. also teaches forming a localized stressor 5 on the channel region, See figs. 13-14, 19-29.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the above references' teachings by forming localized stressors in the source/drain fin connector regions of the FinFET device as taught by Sugii et al. because localized stressors formed in the source/drain regions would induces stresses in the channel region to enhanced the carrier mobility (current) for better device performance.

Claims 1-4, 6, 10-15, 23-30 are rejected under 35 U.S.C 103 as being unpatentable over Chen et al. 2005/0190421, previously cited, in view of Sugii et al. 2004/0108559, newly cited.

Chen et al. discloses a method of forming an electronic device, comprising:
forming at least one localized stressor region 911 within the device, para. 44-45,
36. fig. 9,
forming a second localized stressor region 913 within the device fig. 9,
first localized stressor region and said second localized stressor region causing a channel region to be stressed, para. 44-45,
first localized stress-stressor region and said second localized comprise a same type material silicide, para. 36. 44-45,
the same type material comprises one of a compressive stressor material and a, tensile stressor material, para. 44-45,
comprises a compressive carriers in said region being stressed the same type material and primary charge comprise holes (current), para. 44-45,
the same type material comprises a tensile material and primary charge carriers in the region being stressed comprise electrons (current), para. 44-45,
the region being stressed causes carrier mobility (current) in the stressed region into one of increased and decreased, relative to a carrier mobility in a region without the stress, para. 44-45,
at least one of localized stressor region 911, 193 interacts with a stressed region located outside said device, fig. 9, para. 44-45,

wherein said at least one localized stressor is used to generate one of a compressive and a tensile stress, para. 44-45,

wherein the at least one localized stressor region is located within the device to generate a stress that enhances a performance of the device, para. 44-45,

wherein the enhancement comprises an increase in performance enhancement by changing carrier mobility (current), para. 44-45,

wherein at least one localized stressor region is located to generate a stressed region in at least one of a direction parallel to a current flow and perpendicular to a current flow, fig. 9, para. 44-45,

wherein at least one localized stressor region 911, 913 or silicide is used to create a symmetrically stressed region, para. 44-45, fig. 9.

The difference between the references applied above and the instant claim(s) is: Chen et al. teaches forming localized stressors in the source/drain regions but does not teach forming localized stressor in a FinFET device. However, Sugii et al. teaches at figs. 13-14, 19-29, para. 123-153, the source/drain regions 4 is a part of fin connector and forming localized stressor 5 on the fin connector 4. Sugii et al. also teaches forming a localized stressor 5 on the channel region, See figs. 13-14, 19-29.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the above references' teachings by forming localized stressors in the source/drain regions of the FinFET device as taught by Sugii et al. because localized stressors formed in the source/drain regions would induces stresses

in the channel region to enhanced the carrier mobility (current) for better device performance.

Conclusions

Applicant's arguments filed Dec. 17, 2007 have been fully considered but they are not persuasive. Because newly cited references Sugii et al. clearly teaches localized stressors 5 formed on the wall of the fin connector region 4 as set forth above. And, Hareland et al. clearly teach forming a localized stressor 430 in the source/drain regions. The source/drain region is a part of fin connector, see col. 6, lines 15-27, fig. 3A, 5B. And, Hareland also clearly teaches forming at least one localized stressor region (stress incorporating layer formed above or beneath the channel region, such as silicon nitride layer 360 or 560 or oxide layer 319 or Cobalt silicide 430, same material as instant invention) within the device, figs. 3-4, forming a second localized stressor region within the device (layer 360 formed above or beneath or cobalt silicide layer 430 on each source/drain or layer 19 beneath the channel region), first localized stressor region and said second localized stressor region causing a channel region to be stressed as set forth above. Hareland et al. clearly teaches the meaning of localized stressor that meets the claimed invention at figs.3-4 and col. 6, lines 36-46, a localized stressor layer 360 embedded in the tri-gate FinFET device 300 by depositing around the exposed portion of semiconductor body (fin connector part, see fig. 3A) 308, over and around the gate electrode 324 as well as directly on or adjacent to the sides 310, 312 of

Art Unit: 2812

semiconductor body 308. Since, device 300 is a tri-gate FinFET transistor (including three gate electrodes and 3 pairs of source/drain regions), hence localized stressor layer 360 is clearly localized within the tri-gate FinFET device 300 and causing a channel region 350 to be stressed (see col. 2, lines 33-67, col. 6, lines 28-67, col. 13, lines 1-56 and figs. 3-5 as set forth in the last Final rejection). Hareland teaches at col. 8, lines 8-20, isolated locallized silicide stressor 430 also can be formed on the fin connector region 308 (see col. 8, lines 42-55), an isolated stressor 319 and/or localized stressor 360 formed on the fin connection region (connection part) 308, 520 (see col. 8, lines 42-65, col. 10, lines 13-67, fig. 5E of Hareland. Silicide film stressor 450/430 can form a localized stressor on top of gate electrode 324, 325 see col. 8, lines 56-65 of Hareland.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to H. Jey Tsai whose telephone number is (571) 272-1684. The examiner can normally be reached on from 7:00 Am to 4:00 Pm., Monday thru Thursday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Michael S. Lebentritt can be reached on (571) 272-1873.

The fax phone number for this Group is 571-273-8300.

/H.Jey Tsai/
Primary Examiner, Art Unit 2812